An Analog-Digital Merged Neural Circuit Using Pulse Width Modulation Technique

نویسندگان

  • Takashi MORIE
  • Jun FUNAKOSHI
  • Makoto NAGATA
  • Atsushi IWATA
چکیده

This paper presents a neural circuit using PWM technique based on an analog-digital merged circuit architecture. Some new PWM circuit techniques are proposed. A bipolarweighted summation circuit is described which attains 8-bit precision in SPICE simulation at 5V supply voltage by compensating parasitic capacitance effects. A high performance differentialtype latch comparator which can discriminate 1mV difference at 100MHz in SPICE simulation is also described. Next, we present a prototype chip fabricated using a 0.6μm CMOS process. The measurement results demonstrate that the overall precision in the weighted summation and the sigmoidal transformation is 5 bits. A neural network has been constructed using the prototype chips, and the experimental results for realizing the XOR function have successfully verified the basic neural operation. key words: LSI implementation, neural networks, pulse-width modulation, PWM

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A VLSI convolutional neural network for image recognition using merged/mixed analog-digital architecture

Hierarchical convolutional neural networks are a well-known robust image-recognition model. In order to apply this model to robot vision or various intelligent vision systems, its VLSI implementation with high performance and low power consumption is required. This paper proposes a VLSI convolutional network architecture using a hybrid approach composed of pulse-width modulation (PWM) and digit...

متن کامل

A Convolutional Neural Network VLSI for Image Recognition Using Merged/Mixed Analog-Digital Architecture

Hierarchical convolutional neural networks are a well-known robust image-recognition model. In order to apply this model to robot vision or various intelligent vision systems, its VLSI implementation with high performance and low power consumption is required. This paper proposes a convolutional network VLSI architecture using a hybrid approach composed of pulse-width modulation (PWM) and digit...

متن کامل

A Nonlinear Oscillator Network for Gray-Level Image Segmentation and PWM/PPM Circuits for Its VLSI Implementation

This paper proposes a nonlinear oscillator network model for gray-level image segmentation suitable for massively parallel VLSI implementation. The model performs image segmentation in parallel using nonlinear analog dynamics. Because of the limited calculation precision in VLSI implementation, it is important to estimate the calculation precision required for proper operation. By numerical sim...

متن کامل

An Arbitrary Chaos Generator Core Circuit Using PWM/PPM Signals

A compact chaos generator core circuit has been designed, fabricated, and tested. It generates PWM and PPM (pulse width and phase modulation) signals that follow arbitrary nonlinear analog dynamics. The measurement results show that PWM/PPM chaotic signals are generated at 1 MHz with a calculation precision of 6.7 bits at a supply voltage of 3.3 V. The circuit can be used for large-scale integr...

متن کامل

Designing an Integrated All-Optical Analog to Digital Converter

We present the procedure for designing a high speed and low power all-optical analog to digital converter (AO-ADC), by integrating InGaAsP semiconductor optical amplifier (SOA) with InP based photonic crystal (PhC) drop filters. The self-phase modulation in the SOA can shift the frequency of the Gaussian input pulse. The two output PhC based drop filters are designed to appropriately code the f...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999